Chapter 6 Interfacing
Outline

- Interfacing basics
- Microprocessor interfacing
  - I/O Addressing
  - Interrupts
  - Direct memory access
- Arbitration
- Hierarchical buses
- Protocols
  - Serial
  - Parallel
  - Wireless
Introduction

- **Embedded system functionality aspects**
  - **Processing**
    - Transformation of data
    - Implemented using processors
  - **Storage**
    - Retention of data
    - Implemented using memory
  - **Communication**
    - Transfer of data between processors and memories
    - Implemented using buses
    - Called *interfacing*
A simple bus

- **Wires:**
  - Uni-directional or bi-directional
  - One line may represent multiple wires

- **Bus**
  - Set of wires with a single function
    - Address bus, data bus
    - Or, entire collection of wires
    - Address, data and control
    - Associated protocol: rules for communication
Ports

- Conducting device on periphery
- Connects bus to processor or memory
- Often referred to as a *pin*
  - Actual pins on periphery of IC package that plug into socket on printed-circuit board
  - Sometimes metallic balls instead of pins
  - Today, metal “pads” connecting processors and memories within single IC
- Single wire or set of wires with single function
  - E.g., 12-wire address port
Timing Diagrams

- Most common method for describing a communication protocol
- Time proceeds to the right on x-axis
- Control signal: low or high
  - May be active low (e.g., go’, /go, or go_L)
  - Use terms assert (active) and deassert
  - Asserting go’ means go=0
- Data signal: not valid or valid
- Protocol may have subprotocols
  - Called bus cycle, e.g., read and write
  - Each may be several clock cycles
- Read example
  - rd’/wr set low, address placed on addr for at least t_{setup} time before enable asserted, enable triggers memory to place data on data wires by time t_{read}
Basic protocol concepts

- Actor: master initiates, servant (slave) respond
- Direction: sender, receiver
- Addresses: special kind of data
  - Specifies a location in memory, a peripheral, or a register within a peripheral
- Time multiplexing
  - Share a single set of wires for multiple pieces of data
  - Saves wires at expense of time
Basic protocol concepts: control methods

**Strobe protocol**

1. Master asserts *req* to receive data
2. Servant puts data on bus **within time** $t_{\text{access}}$
3. Master receives data and deasserts *req*
4. Servant ready for next request

**Handshake protocol**

1. Master asserts *req* to receive data
2. Servant puts data on bus and **asserts** *ack*
3. Master receives data and deasserts *req*
4. Servant ready for next request
A strobe/handshake compromise

**Fast-response case**

1. Master asserts `req` to receive data
2. Servant puts data on bus **within time** $t_{access}$ (wait line is unused)
3. Master receives data and deasserts `req`
4. Servant ready for next request

**Slow-response case**

1. Master asserts `req` to receive data
2. Servant can't put data within $t_{access}$, **asserts wait** ack
3. Servant puts data on bus and **deasserts wait**
4. Master receives data and deasserts `req`
5. Servant ready for next request
ISA bus protocol – memory access

- ISA: Industry Standard Architecture
  - Common in 80x86’s

- Features
  - 20-bit address
  - Compromise strobe/handshake control
    - 4 cycles default
    - Unless CHRDY deasserted – resulting in additional wait cycles (up to 6)
Microprocessor interfacing: I/O addressing

- A microprocessor communicates with other devices using some of its pins
  - Port-based I/O (parallel I/O)
    - Processor has one or more N-bit ports
    - Processor’s software reads and writes a port just like a register
    - E.g., P0 = 0xFF; v = P1.2; -- P0 and P1 are 8-bit ports
  - Bus-based I/O
    - Processor has address, data and control ports that form a single bus
    - Communication protocol is built into the processor
    - A single instruction carries out the read or write protocol on the bus
Compromises/extensions

- **Parallel I/O peripheral**
  - When processor only supports bus-based I/O but parallel I/O needed
  - Each port on peripheral connected to a register within peripheral that is read/written by the processor

- **Extended parallel I/O**
  - When processor supports port-based I/O but more ports needed
  - One or more processor ports interface with parallel I/O peripheral extending total number of ports available for I/O
  - e.g., extending 4 ports to 6 ports in figure
Types of bus-based I/O: memory-mapped I/O and standard I/O

• Processor talks to both memory and peripherals using same bus – two ways to talk to peripherals
  – Memory-mapped I/O
    • Peripheral registers occupy addresses in same address space as memory
    • e.g., Bus has 16-bit address
      – lower 32K addresses may correspond to memory
      – upper 32k addresses may correspond to peripherals
  – Standard I/O (I/O-mapped I/O)
    • Additional pin (\(M/IO\)) on bus indicates whether a memory or peripheral access
    • e.g., Bus has 16-bit address
      – all 64K addresses correspond to memory when \(M/IO\) set to 0
      – all 64K addresses correspond to peripherals when \(M/IO\) set to 1
Memory-mapped I/O vs. Standard I/O

• Memory-mapped I/O
  – Requires no special instructions
    • Assembly instructions involving memory like MOV and ADD work with peripherals as well
    • Standard I/O requires special instructions (e.g., IN, OUT) to move data between peripheral registers and memory

• Standard I/O
  – No loss of memory addresses to peripherals
  – Simpler address decoding logic in peripherals possible
    • When number of peripherals much smaller than address space then high-order address bits can be ignored
      – smaller and/or faster comparators
ISA bus

- ISA supports standard I/O
  - /IOR distinct from /MEMR for peripheral read
    - /IOW used for writes
  - 16-bit address space for I/O vs. 20-bit address space for memory
  - Otherwise very similar to memory protocol
A basic memory protocol

- Interfacing an 8051 to external memory
  - Ports P0 and P2 support port-based I/O when 8051 internal memory being used
  - Those ports serve as data/address buses when external memory is being used
  - 16-bit address and 8-bit data are time multiplexed; low 8-bits of address must therefore be latched with aid of ALE signal
A more complex memory protocol

Specifying for a single read operation

- \text{CLK}
- \text{/ADSP}
- \text{/ADSC}
- \text{/ADV}
- \text{addr <15...0>}
- \text{/WE}
- \text{/OE}
- \text{/CS1 and /CS2}
- \text{CS3}
- \text{data<31...0>}

- \text{GO} = 1
- \text{GO} = 0
- \text{ADV} = 1, \text{OE} = 1, \text{Addr} = ‘Z’
- \text{ADSP} = 1, \text{ADSC} = 0
- \text{ADV} = 1, \text{OE} = 1, \text{Addr} = Addr0

- \text{ADSP} = 0, \text{ADSC} = 0
- \text{ADV} = 0, \text{OE} = 1
- Addr = Addr0

- \text{ADSP} = 1, \text{ADSC} = 1
- \text{ADV} = 0, \text{OE} = 0

- \text{Data is ready here!}

Generates control signals to drive the TC55V2325FF memory chip in burst mode

- \text{Addr0} is the starting address input to device
- \text{GO} is enable/disable input to device
Microprocessor interfacing: interrupts

• Suppose a peripheral intermittently receives data, which must be serviced by the processor
  – The processor can *poll* the peripheral regularly to see if data has arrived – wasteful
  – The peripheral can *interrupt* the processor when it has data

• Requires an extra pin or pins: Int
  – If Int is 1, processor suspends current program, jumps to an Interrupt Service Routine, or ISR
  – Known as interrupt-driven I/O
  – Essentially, “polling” of the interrupt pin is built-into the hardware, so no extra time!
Microprocessor interfacing: interrupts

• What is the address (interrupt address vector) of the ISR?
  – Fixed interrupt
    • Address built into microprocessor, cannot be changed
    • Either ISR stored at address or a jump to actual ISR stored if not enough bytes available
  – Vectored interrupt
    • Peripheral must provide the address
    • Common when microprocessor has multiple peripherals connected by a system bus
  – Compromise: interrupt address table
Interrupt-driven I/O using fixed ISR location

1(a): μP is executing its main program.

I(b): P1 receives input data in a register with address 0x8000.

2: P1 asserts Int to request servicing by the microprocessor.

3: After completing instruction at 100, μP sees Int asserted, saves the PC’s value of 100, and sets PC to the ISR fixed location of 16.

4(a): The ISR reads data from 0x8000, modifies the data, and writes the resulting data to 0x8001.

4(b): After being read, P1 de-asserts Int.

5: The ISR returns, thus restoring PC to 100+1=101, where μP resumes executing.
Interrupt-driven I/O using fixed ISR location

1(a): µP is executing its main program

1(b): P1 receives input data in a register with address 0x8000.
Interrupt-driven I/O using fixed ISR location

2: P1 asserts *Int* to request servicing by the microprocessor

```
  16: MOV R0, 0x8000
  17: # modifies R0
  18: MOV 0x8001, R0
  19: RETI  # ISR return
 ...
```

*Main program*

```
  100: instruction
  101: instruction
```

Diagram:
- Program memory
  - *ISR*
    - 16: MOV R0, 0x8000
    - 17: # modifies R0
    - 18: MOV 0x8001, R0
    - 19: RETI  # ISR return
  - *Main program*
    - 100: instruction
    - 101: instruction

- Microprocessor (μP)
- Data memory
- System bus
- P1
  - 0x8000
  - 0x8001
- P2
Interrupt-driven I/O using fixed ISR location

3: After completing instruction at 100, μP sees Int asserted, saves the PC’s value of 100, and sets PC to the ISR fixed location of 16.

Program memory

ISR
16: MOV R0, 0x8000
17: # modifies R0
18: MOV 0x8001, R0
19: RETI # ISR return
...

Main program
...
100: instruction
101: instruction

μP

Data memory

System bus

Int
P1 0x8000
P2 0x8001

Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis
Interrupt-driven I/O using fixed ISR location

4(a): The ISR reads data from 0x8000, modifies the data, and writes the resulting data to 0x8001.

4(b): After being read, P1 deasserts Int.
5: The ISR returns, thus restoring PC to 100+1=101, where μP resumes executing.

Program memory

*ISR*
16: MOV R0, 0x8000
17: # modifies R0
18: MOV 0x8001, R0
19: RETI # ISR return

*Main program*
...
100: instruction
101: instruction
Interrupt-driven I/O using vectored interrupt

1(a): \( \mu \text{P is executing its main program.} \)

1(b): P1 receives input data in a register with address 0x8000.

2: P1 asserts Int to request servicing by the microprocessor.

3: After completing instruction at 100, \( \mu \text{P sees Int asserted, saves the PC's value of 100, and asserts Inta.} \)

4: P1 detects Inta and puts interrupt address vector 16 on the data bus.

5(a): \( \mu \text{P jumps to the address on the bus (16).} \) The ISR there reads data from 0x8000, modifies the data, and writes the resulting data to 0x8001.

5(b): After being read, P1 deasserts Int.

6: The ISR returns, thus restoring PC to 100+1=101, where \( \mu \text{P resumes executing.} \)
Interrupt-driven I/O using vectored interrupt

1(a): P is executing its main program

1(b): P1 receives input data in a register with address 0x8000.

Program memory

 ISR
 16: MOV R0, 0x8000
 17: # modifies R0
 18: MOV 0x8001, R0
 19: RETI # ISR return
 ...

Main program
 ...
 100: instruction
 101: instruction

μP

Data memory

System bus

Inta

Int

P1

PC

16

0x8000

100

P2

0x8001
Interrupt-driven I/O using vectored interrupt

2: P1 asserts Int to request servicing by the microprocessor

Program memory

ISR
16: MOV R0, 0x8000
17: # modifies R0
18: MOV 0x8001, R0
19: RETI # ISR return
...
Main program
...
100: instruction
101: instruction

μP

Data memory

System bus

PC

Int

1

16
0x8000

P1

0x8001

P2

Embedded Systems Design: A Unified
Hardware/Software Introduction, (c) 2000 Vahid/Givargis
Interrupt-driven I/O using vectored interrupt

3: After completing instruction at 100, µP sees Int asserted, saves the PC’s value of 100, and asserts Inta

Program memory

ISR
16: MOV R0, 0x8000
17: # modifies R0
18: MOV 0x8001, R0
19: RETI # ISR return
...

Main program
...
100: instruction
101: instruction

µP

Data memory

PC

0x8000

Inta

Int

P1

16
0x8001

P2

System bus
4: P1 detects \textit{Inta} and puts \textbf{interrupt address vector 16} on the data bus

**Program memory**

\textit{ISR}
16: MOV R0, 0x8000
17: # modifies R0
18: MOV 0x8001, R0
19: RETI # ISR return

\textit{Main program}

... 
100: instruction
101: instruction
### Interrupt-driven I/O using vectored interrupt

5(a): PC jumps to the address on the bus (16). The ISR there reads data from 0x8000, modifies the data, and writes the resulting data to 0x8001.

5(b): After being read, P1 deasserts Int.

---

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>16: MOV R0, 0x8000</td>
<td>Reads data from 0x8000</td>
</tr>
<tr>
<td>17: # modifies R0</td>
<td>Modifies R0</td>
</tr>
<tr>
<td>18: MOV 0x8001, R0</td>
<td>Writes result to 0x8001</td>
</tr>
<tr>
<td>19: RETI # ISR return</td>
<td>ISR return</td>
</tr>
</tbody>
</table>

---

**Main program**

- 100: instruction
- 101: instruction

---

**Program memory**

- **ISR**
  - 16: MOV R0, 0x8000
  - 17: # modifies R0
  - 18: MOV 0x8001, R0
  - 19: RETI # ISR return

---

**Data memory**

- **P1**
  - 0x8000
- **P2**
  - 0x8001

---

**System bus**

- **μP**
  - Int
  - PC

---

**Interrupts**

- **Inta**

---

*Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis*
Interrupt-driven I/O using vectored interrupt

6: The ISR returns, thus restoring the PC to 100+1=101, where the μP resumes

```
ISR
16: MOV R0, 0x8000
17: # modifies R0
18: MOV 0x8001, R0
19: RETI # ISR return
...
Main program
...
100: instruction
101: instruction
```
Interrupt address table

- Compromise between fixed and vectored interrupts
  - One interrupt pin
  - Table in memory holding ISR addresses (maybe 256 words)
  - Peripheral doesn’t provide ISR address, but rather index into table
    - Fewer bits are sent by the peripheral
    - Can move ISR location without changing peripheral
Additional interrupt issues

• **Maskable vs. non-maskable interrupts**
  – Maskable: programmer can set bit that causes processor to ignore interrupt
    • Important when in the middle of time-critical code
  – Non-maskable: a separate interrupt pin that can’t be masked
    • Typically reserved for drastic situations, like power failure requiring immediate backup of data to non-volatile memory

• **Jump to ISR**
  – Some microprocessors treat jump same as call of any subroutine
    • Complete state saved (PC, registers) – may take hundreds of cycles
  – Others only save partial state, like PC only
    • Thus, ISR must not modify registers, or else must save them first
    • Assembly-language programmer must be aware of which registers stored
Direct memory access

- **Buffering**
  - Temporarily storing data in memory before processing
  - Data accumulated in peripherals commonly buffered

- **Microprocessor could handle this with ISR**
  - Storing and restoring microprocessor state inefficient
  - Regular program must wait

- **DMA controller more efficient**
  - Separate single-purpose processor
  - Microprocessor relinquishes control of system bus to DMA controller
  - Microprocessor can meanwhile execute its regular program
    - No inefficient storing and restoring state due to ISR call
    - Regular program need not wait unless it requires the system bus
      - Harvard architecture – processor can fetch and execute instructions as long as they don’t access data memory – if they do, processor stalls
Peripheral to memory transfer without DMA, using vectored interrupt

1(a): μP is executing its main program.

1(b): P1 receives input data in a register with address 0x8000.

2: P1 asserts Int to request servicing by the microprocessor.

3: After completing instruction at 100, μP sees Int asserted, saves the PC’s value of 100, and asserts Inta.

4: P1 detects Inta and puts interrupt address vector 16 on the data bus.

5(a): μP jumps to the address on the bus (16). The ISR there reads data from 0x8000 and then writes it to 0x0001, which is in memory.

5(b): After being read, P1 deasserts Int.

6: The ISR returns, thus restoring PC to 100+1=101, where μP resumes executing.
Peripheral to memory transfer without DMA, using vectored interrupt

1(a): μP is executing its main program

1(b): P1 receives input data in a register with address 0x8000.

<table>
<thead>
<tr>
<th>Program memory</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>ISR</strong></td>
</tr>
<tr>
<td>16: MOV R0, 0x8000</td>
</tr>
<tr>
<td>17: # modifies R0</td>
</tr>
<tr>
<td>18: MOV 0x0001, R0</td>
</tr>
<tr>
<td>19: RETI # ISR return</td>
</tr>
<tr>
<td>...</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Main program</th>
</tr>
</thead>
<tbody>
<tr>
<td>...</td>
</tr>
<tr>
<td>100: instruction</td>
</tr>
<tr>
<td>101: instruction</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Data memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0000 0x0001</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>System bus</th>
</tr>
</thead>
</table>

μP

| 0x8000 |

P1

PC

Int

Inta
Peripheral to memory transfer without DMA, using vectored interrupt

2: P1 asserts Int to request servicing by the microprocessor

Program memory

ISR
16: MOV R0, 0x8000
17: # modifies R0
18: MOV 0x0001, R0
19: RETI # ISR return
...

Main program
...
100: instruction
101: instruction

μP

Data memory
0x0000 0x0001

System bus

P1

Int

Inta

instruction 1

Interrupt

0x8000

Program counter

PC

100

Instruction

16
Peripheral to memory transfer without DMA, using vectored interrupt

3: After completing instruction at 100, μP sees Int asserted, saves the PC’s value of 100, and asserts Inta.

Program memory

ISR
16: MOV R0, 0x8000
17: # modifies R0
18: MOV 0x0001, R0
19: RETI # ISR return
...
Main program
...
100: instruction
101: instruction

Data memory

μP

Data memory
0x0000 0x0001

System bus

Inta

P1

16

0x8000

PC

100
Peripheral to memory transfer \textit{without} DMA, using vectored interrupt (cont’)

4: P1 detects \textit{Inta} and puts interrupt address vector 16 on the data bus.

\textbf{Program memory}

\textbf{ISR}

16: MOV R0, 0x8000  
17: # modifies R0  
18: MOV 0x0001, R0  
19: RETI # ISR return  
...

\textbf{Main program}

...  
100: instruction  
101: instruction

\textbf{Data memory}

\textbf{μP}

16

\textbf{System bus}

\textbf{P1}

Int

Inta

16  
0x8000

0x0000 0x0001

0x0000

\textbf{PC}

100
Peripheral to memory transfer without DMA, using vectored interrupt (cont’)

5(a): µP jumps to the address on the bus (16). The ISR there reads data from 0x8000 and then writes it to 0x0001, which is in memory.

5(b): After being read, P1 de-asserts Int.
Peripheral to memory transfer *without* DMA, using vectored interrupt (cont’)

6: The ISR returns, thus restoring PC to 100+1=101, where \( \mu P \) resumes executing.

Program memory

**ISR**

16: MOV R0, 0x8000
17: # modifies R0
18: MOV 0x8001, R0
19: RETI # ISR return

**Main program**

... 100: instruction 101: instruction

\( \mu P \)

Data memory

0x0000 0x0001

System bus

Peripheral to memory transfer

without DMA,

using vectored interrupt (cont’)

\( \mu P \)

Inta

Int

P1

0x8000

0x0000

In addition to this text, there is a diagram showing a microcontroller (\( \mu P \)) interacting with program memory and data memory, as well as system bus connections. The diagram also illustrates the peripheral to memory transfer without DMA, highlighting the vectored interrupt process.
Peripheral to memory transfer with DMA

Time

1(a): μP is executing its main program. It has already configured the DMA ctrl registers.

4: After executing instruction 100, μP sees Dreq asserted, releases the system bus, asserts Dack, and resumes execution. μP stalls only if it needs the system bus to continue executing.

3: DMA ctrl asserts Dreq to request control of system bus.

2: P1 asserts req to request servicing by DMA ctrl.

5: (a) DMA ctrl asserts ack (b) reads data from 0x8000 and (b) writes that data to 0x0001.

6: DMA de-asserts Dreq and ack completing handshake with P1.

7(a): μP de-asserts Dack and resumes control of the bus.

7(b): P1 de-asserts req.
Peripheral to memory transfer with DMA (cont’)

1(a): μP is executing its main program. It has already configured the DMA ctrl registers

1(b): P1 receives input data in a register with address 0x8000.
Peripheral to memory transfer with DMA (cont’)

2: P1 asserts `req` to request servicing by DMA ctrl.

3: DMA ctrl asserts `Dreq` to request control of system bus
Peripheral to memory transfer with DMA (cont’)

4: After executing instruction 100, µP sees Dreq asserted, releases the system bus, asserts Dack, and resumes execution. µP stalls only if it needs the system bus to continue executing.

Program memory

No ISR needed!

...  
Main program
...

100: instruction
101: instruction

µP

Dack
Dreq

PC
100

Data memory

0x0000 0x0001

...  

System bus

DMA ctrl

0x0001

ack
req

0x8000

P1

0x8000
Peripheral to memory transfer with DMA (cont’)

5: DMA ctrl (a) asserts ack, (b) reads data from 0x8000, and (c) writes that data to 0x0001.

(Meanwhile, processor still executing if not stalled!)
Peripheral to memory transfer with DMA (cont’)

6: DMA de-asserts *Dreq* and *ack* completing the handshake with P1.

Program memory

*No ISR needed!*

... 

`Main program`

... 

100: instruction 

101: instruction 

μP

Dack

Dreq

PC

100

Data memory

0x0000

0x0001

... 

System bus

DMA ctrl

0x0001

ack

req

0

0x8000

P1

0x8000

Main program

100: instruction 

101: instruction
ISA bus DMA cycles

**DMA Memory-Write Bus Cycle**

**DMA Memory-Read Bus Cycle**

---

*Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis*
Arbitration: Priority arbiter

- Consider the situation where multiple peripherals request service from single resource (e.g., microprocessor, DMA controller) simultaneously - which gets serviced first?

- Priority arbiter
  - Single-purpose processor
  - Peripherals make requests to arbiter, arbiter makes requests to resource
  - Arbiter connected to system bus for configuration only
Arbitration using a priority arbiter

1. Microprocessor is executing its program.
2. Peripheral1 needs servicing so asserts \textit{Ireq1}. Peripheral2 also needs servicing so asserts \textit{Ireq2}.
3. Priority arbiter sees at least one \textit{Ireq} input asserted, so asserts \textit{Int}.
4. Microprocessor stops executing its program and stores its state.
5. Microprocessor asserts \textit{Inta}.
6. Priority arbiter asserts \textit{Iack1} to acknowledge Peripheral1.
7. Peripheral1 puts its interrupt address vector on the system bus
8. Microprocessor jumps to the address of ISR read from data bus, ISR executes and returns (and completes handshake with arbiter).
9. Microprocessor resumes executing its program.
Arbitration: Priority arbiter

- **Types of priority**
  - **Fixed priority**
    - each peripheral has unique rank
    - highest rank chosen first with simultaneous requests
    - preferred when clear difference in rank between peripherals
  - **Rotating priority (round-robin)**
    - priority changed based on history of servicing
    - better distribution of servicing especially among peripherals with similar priority demands
Arbitration: Daisy-chain arbitration

- Arbitration done by peripherals
  - Built into peripheral or external logic added
    - \( req \) input and \( ack \) output added to each peripheral

- Peripherals connected to each other in daisy-chain manner
  - One peripheral connected to resource, all others connected “upstream”
  - Peripheral’s \( req \) flows “downstream” to resource, resource’s \( ack \) flows “upstream” to requesting peripheral
  - Closest peripheral has highest priority
Arbitration: Daisy-chain arbitration

- **Pros/cons**
  - Easy to add/remove peripheral - no system redesign needed
  - Does not support rotating priority
  - One broken peripheral can cause loss of access to other peripherals
Network-oriented arbitration

• When multiple microprocessors share a bus (sometimes called a network)
  – Arbitration typically built into bus protocol
  – Separate processors may try to write simultaneously causing collisions
    • Data must be resent
    • Don’t want to start sending again at same time
      – statistical methods can be used to reduce chances

• Typically used for connecting multiple distant chips
  – Trend – use to connect multiple on-chip processors
Example: Vectored interrupt using an interrupt table

- Fixed priority: i.e., Peripheral1 has highest priority
- Keyword "_at_" followed by memory address forces compiler to place variables in specific memory locations
  - e.g., memory-mapped registers in arbiter, peripherals
- A peripheral’s index into interrupt table is sent to memory-mapped register in arbiter
- Peripherals receive external data and raise interrupt

```c
void main() {
    InitializePeripherals();
    for(;;) {} // main program goes here
}

void Peripheral1_ISR(void) {
    unsigned char data;
    data = PERIPHERAL1_DATA_REG;
    // do something with the data
}

void Peripheral2_ISR(void) {
    unsigned char data;
    data = PERIPHERAL2_DATA_REG;
    // do something with the data
}

void InitializePeripherals(void) {
    ARBITER_MASK_REG = 0x03; // enable both channels
    ARBITER_CH0_INDEX_REG = 13;
    ARBITER_CH1_INDEX_REG = 17;
    INTERRUPT_LOOKUP_TABLE[13] = (void*)Peripheral1_ISR;
    INTERRUPT_LOOKUP_TABLE[17] = (void*)Peripheral2_ISR;
    ARBITER_ENABLE_REG = 1;
}
```

Example: Vectored interrupt using an interrupt table
• Fixed priority: i.e., Peripheral1 has highest priority
• Keyword “_at_” followed by memory address forces compiler to place variables in specific memory locations
  - e.g., memory-mapped registers in arbiter, peripherals
• A peripheral’s index into interrupt table is sent to memory-mapped register in arbiter
• Peripherals receive external data and raise interrupt
### Intel 8237 DMA controller

<table>
<thead>
<tr>
<th>Signal</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D[7..0]</td>
<td>These wires are connected to the system bus (ISA) and are used by the microprocessor to write to the internal registers of the 8237.</td>
</tr>
<tr>
<td>A[19..0]</td>
<td>These wires are connected to the system bus (ISA) and are used by the DMA to issue the memory location where the transferred data is to be written to. The 8237 uses these wires to write to the memory location.</td>
</tr>
<tr>
<td>ALE*</td>
<td>This is the address latch enable signal. The 8237 uses this signal when driving the system bus (ISA).</td>
</tr>
<tr>
<td>MEMR*</td>
<td>This is the memory write signal issued by the 8237 when driving the system bus (ISA).</td>
</tr>
<tr>
<td>MEMW*</td>
<td>This is the memory read signal issued by the 8237 when driving the system bus (ISA).</td>
</tr>
<tr>
<td>IOR*</td>
<td>This is the I/O device read signal issued by the 8237 when driving the system bus (ISA) in order to read a byte from an I/O device.</td>
</tr>
<tr>
<td>IOW*</td>
<td>This is the I/O device write signal issued by the 8237 when driving the system bus (ISA) in order to write a byte to an I/O device.</td>
</tr>
<tr>
<td>HLDA</td>
<td>This signal (hold acknowledge) is asserted by the microprocessor to signal that it has relinquished the system bus (ISA).</td>
</tr>
<tr>
<td>HRQ</td>
<td>This signal (hold request) is asserted by the 8237 to signal to the microprocessor a request to relinquish the system bus (ISA).</td>
</tr>
<tr>
<td>REQ 0,1,2,3</td>
<td>An attached device to one of these channels asserts this signal to request a DMA transfer.</td>
</tr>
<tr>
<td>ACK 0,1,2,3</td>
<td>The 8237 asserts this signal to grant a DMA transfer to an attached device to one of these channels.</td>
</tr>
</tbody>
</table>

*See the ISA bus description in this chapter for complete details.
Intel 8259 programmable priority controller

<table>
<thead>
<tr>
<th>Signal</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D[7..0]</td>
<td>These wires are connected to the system bus and are used by the microprocessor to write or read the internal registers of the 8259.</td>
</tr>
<tr>
<td>A[0..0]</td>
<td>This pin acts in conjunction with WR/RD signals. It is used by the 8259 to decipher various command words the microprocessor writes and status the microprocessor wishes to read.</td>
</tr>
<tr>
<td>WR</td>
<td>When this write signal is asserted, the 8259 accepts the command on the data line, i.e., the microprocessor writes to the 8259 by placing a command on the data lines and asserting this signal.</td>
</tr>
<tr>
<td>RD</td>
<td>When this read signal is asserted, the 8259 provides on the data lines its status, i.e., the microprocessor reads the status of the 8259 by asserting this signal and reading the data lines.</td>
</tr>
<tr>
<td>INT</td>
<td>This signal is asserted whenever a valid interrupt request is received by the 8259, i.e., it is used to interrupt the microprocessor.</td>
</tr>
<tr>
<td>INTA</td>
<td>This signal is used to enable 8259 interrupt-vector data onto the data bus by a sequence of interrupt acknowledge pulses issued by the microprocessor.</td>
</tr>
<tr>
<td>IR[0,1,2,3,4,5,6,7]</td>
<td>An interrupt request is executed by a peripheral device when one of these signals is asserted.</td>
</tr>
<tr>
<td>CAS[2..0]</td>
<td>These are cascade signals to enable multiple 8259 chips to be chained together.</td>
</tr>
<tr>
<td>SP/EN</td>
<td>This function is used in conjunction with the CAS signals for cascading purposes.</td>
</tr>
</tbody>
</table>
Multilevel bus architectures

• Don’t want one bus for all communication
  – Peripherals would need high-speed, processor-specific bus interface
    • excess gates, power consumption, and cost; less portable
  – Too many peripherals slows down bus
• Processor-local bus
  – High speed, wide, most frequent communication
  – Connects microprocessor, cache, memory controllers, etc.
• Peripheral bus
  – Lower speed, narrower, less frequent communication
  – Typically industry standard bus (ISA, PCI) for portability
• Bridge
  – Single-purpose processor converts communication between busses
Advanced communication principles

• **Layering**
  – Break complexity of communication protocol into pieces easier to design and understand
  – Lower levels provide services to higher level
    • Lower level might work with bits while higher level might work with packets of data
  – Physical layer
    • Lowest level in hierarchy
    • Medium to carry data from one actor (device or node) to another

• **Parallel communication**
  – Physical layer capable of transporting multiple bits of data

• **Serial communication**
  – Physical layer transports one bit of data at a time

• **Wireless communication**
  – No physical connection needed for transport at physical layer
Parallel communication

- Multiple data, control, and possibly power wires
  - One bit per wire
- High data throughput with short distances
- Typically used when connecting devices on same IC or same circuit board
  - Bus must be kept short
    - long parallel wires result in high capacitance values which requires more time to charge/discharge
    - Data misalignment between wires increases as length increases
- Higher cost, bulky
Serial communication

• Single data wire, possibly also control and power wires
• Words transmitted one bit at a time
• Higher data throughput with long distances
  – Less average capacitance, so more bits per unit of time
• Cheaper, less bulky
• More complex interfacing logic and communication protocol
  – Sender needs to decompose word into bits
  – Receiver needs to recompose bits into word
  – Control signals often sent on same wire as data increasing protocol complexity
Wireless communication

- **Infrared (IR)**
  - Electronic wave frequencies just below visible light spectrum
  - Diode emits infrared light to generate signal
  - Infrared transistor detects signal, conducts when exposed to infrared light
  - Cheap to build
  - Need line of sight, limited range

- **Radio frequency (RF)**
  - Electromagnetic wave frequencies in radio spectrum
  - Analog circuitry and antenna needed on both sides of transmission
  - Line of sight not needed, transmitter power determines range
Error detection and correction

- Often part of bus protocol
- Error detection: ability of receiver to detect errors during transmission
- Error correction: ability of receiver and transmitter to cooperate to correct problem
  - Typically done by acknowledgement/retransmission protocol
- Bit error: single bit is inverted
- Burst of bit error: consecutive bits received incorrectly
- Parity: extra bit sent with word used for error detection
  - Odd parity: data word plus parity bit contains odd number of 1’s
  - Even parity: data word plus parity bit contains even number of 1’s
  - Always detects single bit errors, but not all burst bit errors
- Checksum: extra word sent with data packet of multiple words
  - e.g., extra word contains XOR sum of all data words in packet
Serial protocols: I²C

- I²C (Inter-IC)
  - Two-wire serial bus protocol developed by Philips Semiconductors nearly 20 years ago
  - Enables peripheral ICs to communicate using simple communication hardware
  - Data transfer rates up to 100 kbits/s and 7-bit addressing possible in normal mode
  - 3.4 Mbits/s and 10-bit addressing in fast-mode
  - Common devices capable of interfacing to I²C bus:
    - EPROMS, Flash, and some RAM memory, real-time clocks, watchdog timers, and microcontrollers
I2C bus structure

![I2C bus structure diagram](image)

- **Microcontroller (master)**
- **EEPROM (servant)**
- **Temp. Sensor (servant)**
- **LCD-controller (servant)**

Addresses:
- Addr=0x01
- Addr=0x02
- Addr=0x03

Typical read/write cycle:
- Start condition
- Sending 0
- Sending 1
- Stop condition

From Servant

From receiver

- D
- C

Dependencies:
- START
- A6
- A5
- A0
- ACK
- D8
- D7
- D0
- ACK

< 400 pF
Serial protocols: CAN

- CAN (Controller area network)
  - Protocol for real-time applications
  - Developed by Robert Bosch GmbH
  - Originally for communication among components of cars
  - Applications now using CAN include:
    - Elevator controllers, copiers, telescopes, production-line control systems, and medical instruments
  - Data transfer rates up to 1 Mbit/s and 11-bit addressing
  - Common devices interfacing with CAN:
    - 8051-compatible 8592 processor and standalone CAN controllers
  - Actual physical design of CAN bus not specified in protocol
    - Requires devices to transmit/detect dominant and recessive signals to/from bus
    - E.g., ‘1’ = dominant, ‘0’ = recessive if single data wire used
    - Bus guarantees dominant signal prevails over recessive signal if asserted simultaneously
Serial protocols: FireWire

• FireWire (a.k.a. I-Link, Lynx, IEEE 1394)
  – High-performance serial bus developed by Apple Computer Inc.
  – Designed for interfacing independent electronic components
    • e.g., Desktop, scanner
  – Data transfer rates from 12.5 to 400 Mbits/s, 64-bit addressing
  – Plug-and-play capabilities
  – Packet-based layered design structure
  – Applications using FireWire include:
    • disk drives, printers, scanners, cameras
  – Capable of supporting a LAN similar to Ethernet
    • 64-bit address:
      – 10 bits for network ids, 1023 subnetworks
      – 6 bits for node ids, each subnetwork can have 63 nodes
      – 48 bits for memory address, each node can have 281 terabytes of distinct locations
Serial protocols: USB

- **USB (Universal Serial Bus)**
  - Easier connection between PC and monitors, printers, digital speakers, modems, scanners, digital cameras, joysticks, multimedia game equipment
  - 2 data rates:
    - 12 Mbps for increased bandwidth devices
    - 1.5 Mbps for lower-speed devices (joysticks, game pads)
  - Tiered star topology can be used
    - One USB device (hub) connected to PC
      - hub can be embedded in devices like monitor, printer, or keyboard or can be standalone
    - Multiple USB devices can be connected to hub
    - Up to 127 devices can be connected like this
  - USB host controller
    - Manages and controls bandwidth and driver software required by each peripheral
    - Dynamically allocates power downstream according to devices connected/disconnected
Parallel protocols: PCI Bus

- PCI Bus (Peripheral Component Interconnect)
  - High performance bus originated at Intel in the early 1990’s
  - Standard adopted by industry and administered by PCISIG (PCI Special Interest Group)
  - Interconnects chips, expansion boards, processor memory subsystems
  - Data transfer rates of 127.2 to 508.6 Mbits/s and 32-bit addressing
    - Later extended to 64-bit while maintaining compatibility with 32-bit schemes
  - Synchronous bus architecture
  - Multiplexed data/address lines
Parallel protocols: ARM Bus

• ARM Bus
  – Designed and used internally by ARM Corporation
  – Interfaces with ARM line of processors
  – Many IC design companies have own bus protocol
  – Data transfer rate is a function of clock speed
    • If clock speed of bus is X, transfer rate = 16 \times X \text{ bits/s}
  – 32-bit addressing
Wireless protocols: IrDA

- IrDA
  - Protocol suite that supports short-range point-to-point infrared data transmission
  - Created and promoted by the Infrared Data Association (IrDA)
  - Data transfer rate of 9.6 kbps and 4 Mbps
  - IrDA hardware deployed in notebook computers, printers, PDAs, digital cameras, public phones, cell phones
  - Lack of suitable drivers has slowed use by applications
  - Windows 2000/98 now include support
  - Becoming available on popular embedded OS’s
Wireless protocols: Bluetooth

- Bluetooth
  - New, global standard for wireless connectivity
  - Based on low-cost, short-range radio link
  - Connection established when within 10 meters of each other
  - No line-of-sight required
    - e.g., Connect to printer in another room
Wireless Protocols: IEEE 802.11

- **IEEE 802.11**
  - Proposed standard for wireless LANs
  - Specifies parameters for PHY and MAC layers of network
    - **PHY layer**
      - physical layer
      - handles transmission of data between nodes
      - provisions for data transfer rates of 1 or 2 Mbps
      - operates in 2.4 to 2.4835 GHz frequency band (RF)
      - or 300 to 428,000 GHz (IR)
    - **MAC layer**
      - medium access control layer
      - protocol responsible for maintaining order in shared medium
      - collision avoidance/detection
Chapter Summary

- Basic protocol concepts
  - Actors, direction, time multiplexing, control methods
- General-purpose processors
  - Port-based or bus-based I/O
  - I/O addressing: Memory mapped I/O or Standard I/O
  - Interrupt handling: fixed or vectored
  - Direct memory access
- Arbitration
  - Priority arbiter (fixed/rotating) or daisy chain
- Bus hierarchy
- Advanced communication
  - Parallel vs. serial, wires vs. wireless, error detection/correction, layering
  - Serial protocols: I²C, CAN, FireWire, and USB; Parallel: PCI and ARM.
  - Serial wireless protocols: IrDA, Bluetooth, and IEEE 802.11.